[1]
Virtanen, L. and Nieminen, J. 2025. Simulation-Driven Multi-Kernel FPGA Dataflow Optimization for Low-Latency and Resource-Efficient Digital Signal Processing Pipelines. International Academic Journal of Science and Engineering. 12, 4 (Dec. 2025), 157–165. DOI:https://doi.org/10.71086/IAJSE/V12I4/IAJSE1285.