[1]
E. N. Maleki, “Concurrent BIST for Embedded SRAMs in SoCs”, IAJSE, vol. 4, no. 2, pp. 59–74, Dec. 2017, Accessed: Oct. 15, 2026. [Online]. Available: https://iaiest.com/iaj/index.php/IAJSE/article/view/IAJSE1710026