Virtanen L, Nieminen J. Simulation-Driven Multi-Kernel FPGA Dataflow Optimization for Low-Latency and Resource-Efficient Digital Signal Processing Pipelines. IAJSE [Internet]. 2025 Dec. 30 [cited 2026 Oct. 18];12(4):157-65. Available from: https://iaiest.com/iaj/index.php/IAJSE/article/view/IAJSE1285